Home > News > Company News > Very practical PCB design prob.....
Contact us
TEL: + 86-13428967267
FAX: + 86-4008892163-239121  
          + 86-2028819702-239121
Email: sales@o-leading.comContact Now
Certifications
New Products
Electronic album

News

Very practical PCB design problems

  • Author:o-leading.com
  • Source:o-leading.com
  • Release on :2017-10-17
27M, SDRAM clock line (80M-90M), the two or three harmonic of these clock lines just in the VHF band, from the receiver after high-frequency access, the interference is great. In addition to shrinking the length of the short line, there are those good ways?
If the three harmonic is large, the two harmonic is small, possibly because the signal duty cycle is 50%, because in this case, the signal has no even harmonics. Signal duty cycle needs to be modified at this time. In addition, if the unidirectional clock signal is used, the source end series matching is generally used. This suppresses the two reflex, but does not affect the clock rate. The source end matching value can be obtained by using the following formula. 



What is the topological structure of the routing?
Topology, also called routing order., the routing order for networks with multi port connections.
How do you adjust the routing topology to improve the integrity of your signal?
This network signal direction is more complex, because of one-way, two-way signals, different levels, kinds of signals, topological effects are different, it is difficult to say which topology is beneficial to the quality of the signal. What kind of topology should be used before simulation, which requires high requirements for engineers, such as circuit theory, signal type, and even wiring difficulty.